

Applications of memristive devices

Gubicza Ági

Nanophysics seminar







2013. május 24.

Table of contents


- Memristive operation with electromigration
- Computer studies:
 - passive crossbar arrays
 - active crossbar arrays
 - programmable logic and realization of logic operations
⇒ Memcomputing
 - tricky examples: shortest-path problem, maze solution
 - Biological modeling

Electromigration ¹



New class of memristors: state variable = physical geometry



¹S.L.Johnson et al., *Memristive switching in single-component metallic nanowires*, *Nanotechnology*, **21**, 125204 (2010)



Passive crossbar arrays ²

²J.J.Yang et al., *Memristive devices for computing*, Nature Nanotechnology, **8**, 13-24 (2013)

An example ³


³M.Lee et al, *A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta₂O₅/TaO₂ bilayer structures*, Nature Materials, **10**, 625 (2011)


Active crossbar arrays ⁴





⁴S. Dietrich et al., *A Nonvolatile 2-Mbit CBRAM Memory Core Featuring Advanced Read and Program Control*, IEEE J. Solid-State Circuits, **42**, 839 (2007)

CMOS/memristor hybrid systems = CMOL




CMOL - 4 dimensions ⁵

⁵D. Strukov and R. S. Williams, *Four-dimensional address topology for circuits with stacked multilayer crossbar arrays*, PNAS, **106**, 20155 (2009)




CMOL - 4 dimensions ⁵connectivity domain in 1st layer

via translation wires


connectivity domain in 2nd layer

⁵D. Strukov and R. S. Williams, *Four-dimensional address topology for circuits with stacked multilayer crossbar arrays*, PNAS, **106**, 20155 (2009)

Programmable logic



Logic operations - IMP and NAND ⁶



Pt/TiO₂/Pt
1x17 matrix

⁶J. Borghetti et al., 'Memristive' switches enable 'stateful' logic operations via material implication, *Nature*, **464**, 8 (2010)


Logic operations - IMP ⁶

Material implication

$$p \text{IMP} q = (\text{NOT } p) \text{OR} q$$

same as

'if p, then q'




b

$$q' \leftarrow p \text{IMP} q$$

In	In	Out
p	q	q'
0	0	1
0	1	1
1	0	0
1	1	1


$$R_{\text{ON}} < R_G < R_{\text{OFF}}$$



Logic operations - NAND ⁶


NAND: universal, any Boolean logic operation can be constructed from an appropriate network of NAND gates

$s \leftarrow p\text{NAND}q$
 in two steps:
 $s' \leftarrow p\text{IMPs}$
 $s'' \leftarrow q\text{IMPs}'$



b

Step 1	Step 2	Step 3	Steps 1, 2, 3
$s = 0$	$s' \leftarrow p\text{IMPs}$	$s'' \leftarrow q\text{IMPs}'$	$s'' \leftarrow p\text{NAND}q$
s	p s s'	q s' s''	p q s''
0	0 0 1	0 1 1	0 0 1
0	0 0 1	1 1 1	0 1 1
0	1 0 0	0 0 1	1 0 1
0	1 0 0	1 0 0	1 1 0



Memcomputing⁷




Aim:


- Store and process information on the same physical platform
- massively-parallel computations

Criteria:

- scalable massively-parallel architecture with combined information processing and storage
- long information storage time
- the ability of initialization
- collective dynamics
- the ability of reading the results
- robustness against small damages and noise

⁷M.Di Ventra, arXiv:1200.4487v1 (2012)


Examples - shortest-path problem ⁷

Examples - shortest-path problem ⁷

Examples - solving mazes ⁸



Memristor processor **requires only one step** to find the maze solution.

Mapping:



⁸Y. V. Pershin and M. Di Ventra, *Solving mazes with memristors: A massively parallel approach*, Phys. Rev. E **84**, 046730 (2011)

Initialization and reading:





Numerical simulation:

$$R_{ij}^M = R_{ON}x_{ij} + R_{OFF}(1 - x_{ij})$$


$$\frac{dx_{ij}}{dt} = \alpha I_{ij}(t)$$

Results - single-path maze


There is a movie in the supplementary!



Results - multiple-path maze



Biological modeling



Summary of the used articles I

- 1 Electromigration: S.L.Johnson et al., *Memristive switching in single-component metallic nanowires*, Nanotechnology, **21**, 125204 (2010)
- 2 Great references: J.J.Yang et al., *Memristive devices for computing*, Nature Nanotechnology, **8**, 13-24 (2013)
- 3 Passive crossbar: M.Lee et al., *A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta₂O₅/TaO₂ bilayer structures*, Nature Materials, **10**, 625 (2011)
- 4 CMOS hybrid: S. Dietrich et al., *A Nonvolatile 2-Mbit CBRAM Memory Core Featuring Advanced Read and Program Control*, IEEE J. Solid-State Circuits, **42**, 839 (2007)

Summary of the used articles II

- 5 CMOL: D. Strukov and R. S. Williams, *Four-dimensional address topology for circuits with stacked multilayer crossbar arrays*, PNAS, **106**, 20155 (2009)
- 6 Logic operations: J. Borghetti et al., *'Memristive' switches enable 'stateful' logic operations via material implication*, Nature, **464**, 8 (2010)
- 7 Memcomputing and shortest-path: M. Di Ventra, arXiv:1200.4487v1 (2012)
- 8 Maze solution: Y. V. Pershin and M. Di Ventra, *Solving mazes with memristors: A massively parallel approach*, Phys. Rev. E **84**, 046730 (2011)

Interesting articles for future reading

- Kim et al., *A Functional Hybrid Memristor Crossbar-Array/CMOS System for Data Storage and Neuromorphic Applications*, Nano Letters, **12**, 389-395 (2012)